ESD-TR-67-45

## ESD RECORD COPY

RETURN TO SCIENTIFIC & TECHNICAL INFORMATION DIVISION (ES71), BUILDING 1221

ESD ACCESSION LIST ESTI Call No. 1 A1 55803

Technical Note

1967-10

Operational Low-Power,
Low- to High-Frequency
Digital Circuit Elements:
Refinements, Characteristics
and Developments

D. E. Chace

24 January 1967

Prepared under Electronic Systems Division Contract AF 19(628)-5167 by

# Lincoln Laboratory

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

Lexington, Massachusetts



AD650779

KSVV.

The work reported in this document was performed at Lincoln Laboratory, in center for research operated by Massachusetts Institute of Technology with the support of the U.S. Air Force under Contract AF 19(628)-5167.

This report may be reproduced to satisfy needs of U.S. Government agencies.

Distribution of this document is unlimited.

# MASSACHUSETTS INSTITUTE OF TECHNOLOGY LINCOLN LABORATORY


# OPERATIONAL LOW-POWER, LOW- TO HIGH-FREQUENCY DIGITAL CIRCUIT ELEMENTS: REFINEMENTS, CHARACTERISTICS AND DEVELOPMENTS

D. E. CHACE

Group 63

TECHNICAL NOTE 1967-10

24 JANUARY 1967



#### ABSTRACT

This report contains various configurations of operational low-power digital circuit elements which have been refined and/or developed to carry out many functional requirements of digital system designs. Although they are primarily intended for use in space-oriented digital system applications, e.g., the Lincoln Experimental Satellite (LES) program, the configurations need not be limited to this purpose.

Characteristic operational data are included in all cases to point out various circuit requirements, capabilities and limitations.

A myriad of flip-flop configurations is provided to promote efficient systems design in regards to power consumption, noise immunity and cost.


Section IV covers some design considerations relating to high-speed, low-power flip-flop development.

Accepted for the Air Force Franklin C. Hudson Chief, Lincoln Laboratory Office

				•
				υ ·
				4
				•
			and the latest terminal and the	


## CONTENTS

	Abs	stract	iii		
	Illustrations				
	Cir	cuit Characteristics and Diagrams	vii		
I.	INT	TRODUCTION	1		
II.	. COMPLEMENTARY CIRCUITS				
III.		W-, MEDIUM- AND HIGH-SPEED MPLEMENTARY FLIP-FLOPS	15		
IV.		VELOPMENT OF HIGH-SPEED, NIMAL-POWER FLIP-FLOPS	60		
	Α.	Design Guides for Developing High-Speed, Minimal-Power Flip-Flop Circuits	61		
	В.	Circuit Development Incorporating the "Efficiency Format" Basic Configuration	61		
	С.	Transistor Requirements	63		
	D.	Cross Coupling	65		
	E.	Input Circuit	65		
	F.	Gating Circuitry	67		
	G.	Clamp Diodes	69		
	Н.	Circuit Capacitance	69		
	I.	Supply Voltage Decoupling	70		
	J.	Summary	70		
V.	СО	NCLUSION	71		



## ILLUSTRATIONS

Figure	Title	Page
1	Typical single-stage PNP storage effects.	4
2	Typical single-stage NPN storage effects.	4
3	Typical complementary output overcoming storage effects.	4
4	Basic complementary flip-flop circuit.	62
5	Input circuit for trigger gate.	64
6(a-b)	Relative transition time vs power.	66
7	Relative transition power vs standby power.	68
	CIRCUIT CHARACTERISTICS AND DIAGRAMS	
	Module No. and Name	Page
5821	Slicer	5
5811	Buffer driver	7
5891	Nand	9
5901	Nor	11
5881	Inverter	13
3481	Flip-flop, low-frequency counter-storage	16
3801	Flip-flop, medium-frequency counter-storage	19
3811	Flip-flop, high-frequency counter-storage	22
3751	Flip-flop, very high-frequency counter-storage	25
2831	Flip-flop, low-frequency parallel counter	28
5871	Flip-flop and gate, high-frequency parallel counter	32
3791	Flip-flop, low-frequency shift register	37
3571-1	Flip-flop, medium-frequency shift register	41
3571-2	Flip-flop, high-frequency shift register	45
3491	Flip-flop, low-frequency counter/shift register	
	Counter section	49
	Shift register section	50
3621	Flip-flop, low-frequency set/reset	54
5861	Flin-flon high-frequency set/reset	5.7



# OPERATIONAL LOW-POWER, LOW- TO HIGH-FREQUENCY DIGITAL CIRCUIT ELEMENTS:

REFINEMENTS, CHARACTERISTICS AND DEVELOPMENTS

#### I. INTRODUCTION

Gates, along with various configurations of flip-flops, are probably the two most widely used circuit elements that go toward building a digital system. Design philosophies vary greatly, depending on the application and environment in which the system will operate. Circuit elements dealt with here center around a space environment application, or are adaptable to any other purpose, requiring these (as well as other) general considerations: reliability, long life, noise immunity, conservation of power, justification of packaging space usage, and immunity to inter-environment and ultimate environment physical hazards.

Although most of the circuits contained herein are not bold diversions from tried and true forms, an attempt has been made to define these forms in a manner that categorically confines their function and usage. For efficiency considerations in digital system designs for space applications, it is apparent that a degree of editing is in order regarding circuit capability vs need. That is to say, a circuit need not have a capability very much greater than required for its intended use. In most instances circuit capability, to a large degree, determines practical considerations such as the number and type of components required, the relative cost of these components, the space required to accommodate the circuit package, standby and operational power consumption, and time spent in development and testing. If sound editing of circuit capability vs need is accomplished, this will help contribute to an overall saving in the above mentioned areas.

This line of circuit elements is intended to provide a user with a variety of functional system components from which, based upon capability required, he may choose. The circuits outlined in this report are being integrated into digital systems in the Lincoln Experimental Satellite program beginning with LES-6. Placed upon these systems is an operational requirement covering many frequency domains from less than 1 Hz to over 10 MHz. It is therefore

apparent why similar function circuits that fall into capability categories are necessary, not only to conserve power but to contribute to net system efficiency.

Designs are based upon use-tested reliable practices, with refinements added to promote predictable operational results with categorical usage as a design guide. Characteristic operational information and specific data have been collected through extensive dynamic testing under conditions of a temperature environment. All listed data were collected at approximately +25°C, and variances at extreme low temperatures would not be unexpected.

#### II. COMPLEMENTARY CIRCUITS

Whenever high-frequency square waves or pulse waveforms are to be generated, it is mandatory that rise, fall, storage and transition times be kept at a minimum relative to the operational frequency being used. Single-stage saturated switches, either PNP or NPN, both suffer from the effects of storage time which results in slow fall or rise time, respectively.

The complementary circuits to follow overcome these effects for applications where higher speeds and faster edges are required. Transistors are arranged in a circuit so that they mutually supply each others lack, resulting in a push-pull saturated switching circuit operating in mutual harmony.

Figures 1 and 2 describe the storage effects encountered with single-stage saturated PNP or NPN switches.

In Fig. 3, a circuit arrangement using complementary connected transistors is shown whereby the storage effect produced previously is essentially completely overcome. This configuration adapts very well to custom biasing which is an important design factor, particularly when used for space system applications, because of the ever present power limitations. By adjusting the bias current resistively in the base networks, many combinations of bias voltage can be obtained which serve to adjust input sensitivity and/or output drive capability.





Fig. 1. Typical single-stage PNP storage effects.






Fig. 3. Typical complementary output overcoming storage effects.

Circuit: Slicer #5821

Operational Capabilities:

Frequency range 200 kHz to ≥10 MHz

Temperature range ≥±50°C

Supply voltage variation ≥±30 percent

Input Requirements:

Sinewave  $\geqslant 4$  volts  $\overline{pp}$ 

Output Characteristics:


Rise time <10 nsec

Fall time <10 nsec


Levels  $\approx 0$  and +6 volts

Other Characteristics:

Power consumption 1.8 mW at 1 MHz



# CIRCUIT DIAGRAM 1 (Slicer) MODULE #5821



HORIZONTAL: 0.5 µsec/cm VERTICAL: 5 V/cm WAVEFORMS AT 1 MHz Circuit: Buffer Driver #5811

Operational Capabilities:

Frequency range 0 to  $\geqslant$ 5 MHz

Temperature range ≥±50°C

Supply voltage variation ≥±30 percent

Input Requirements:

Pulse amplitude >4 volts

Pulsewidth ≥0.2 µsec

Output Characteristics:

Rise time <10 nsec

Fall time <10 nsec

Propagation delay 0.1 µsec


Levels  $\approx 0$  and +6 volts

Other Characteristics:

Power consumption 0.45 mW at standby


0.6 mW at 100 kHz

1.8 mW at 1 MHz



CIRCUIT DIAGRAM 2 (Buffer-Driver)

MODULE #5811



HORIZONTAL: 0.5 µsec/cm VERTICAL: 5 V/cm WAVEFORMS AT 1 MHz

Circuit: Nand #5891

Operational Capabilities:

Frequency range 0 to  $\geqslant 1 \text{ MHz}$ 

Temperature range ≥±50°C

Supply voltage variation ⇒±25 percent

Input Requirements:

Maximum logic level degradation ≥±10 percent

Output Characteristics:

Rise time <10 nsec

Fall time <10 nsec

Levels  $\approx 0$  and +6 volts


Other Characteristics:

Power consumption Input at +6 volts =  $90 \mu W$ 


Input at ground =  $360 \mu W$ 

Input at  $100 \, \text{kHz} = 240 \, \mu \text{W}$ 

#5891



CIRCUIT DIAGRAM 3 (Nand)
MODULE #5891



HORIZONTAL: 2 µsec/cm VERTICAL: 5 V/cm WAVEFORMS AT 100 kHz

Circuit: Nor

Operational Capabilities:

Frequency range 0 to ≥1 MHz

Temperature range ≥±50°C

Supply voltage variation ≥±25 percent

Input Requirements:

Maximum logic level degradation ≥±10 percent

Output Characteristics:

Rise time <10 nsec

Fall time <10 nsec

Levels  $\approx 0$  and +6 volts


Other Characteristics:

Power consumption Input at +6 volts =  $360 \mu W$ 


Input at ground = 90 μW

 $120\,\mu\mathrm{W}$  at  $100\,\mathrm{kHz}$  =  $12\,\mu\mathrm{W}$ 

#5901



CIRCUIT DIAGRAM 4 (Nor)
MODULE #5901



HORIZONTAL: 2 µsec/cm VERTICAL: 5 V/cm WAVEFORMS AT 100 kHz

Circuit: Inverter #5881

Operational Capabilities:

Frequency range 0 to  $\geqslant$ 1 MHz

Temperature range ≥±50°C

Supply voltage variation ≥± 25 percent

Input Requirements:

Maximum logic level degradation ≥±10 percent

Output Characteristics:

Rise time <10 nsec

Fall time <10 nsec

Levels  $\approx 0$  and +6 volts


Other Characteristics:

Power consumption Input at +6 volts =  $360 \mu W$ 


Input at ground =  $90 \mu W$ 

Input at  $100 \, \text{kHz} = 100 \, \mu\text{W}$ 

#5881



CIRCUIT DIAGRAM 5 (Inverter)
MODULE #5881



HORIZONTAL: 2 µsec/cm VERTICAL: 5 V/cm WAVEFORMS AT 100 kHz

### III. LOW-, MEDIUM- AND HIGH-SPEED COMPLEMENTARY FLIP-FLOPS

Included in this section are various configurations of operational flip-flops. The circuit function, or combination of functions, provided by these configurations serves to fulfill most applications a flip-flop would be called upon to perform.

The complementary arrangement of transistors in the basic circuit has been used throughout because of the overall efficiency attained with this configuration.\*

Circuit capabilities in all cases are stated and were arrived at through design refinements and compromises intended to place each configuration into a use category. Factors bringing about a need for compromise without detracting from a circuit's reliability in a given use category can be listed to include: commutating speed requirement, minimum standby power consumption, input sensitivity, noise immunity, maximum supply voltage variation, operational range vs temperature requirement, minimum component count, transistor economy, component size, and functional provisions such as set/reset.

All circuits have been modularized using discrete components and are standard equipment in ready-to-use form. For particular use requirements, these circuits are easily adaptable to modification and new module layout.

Because these circuits are intended for space system applications, much emphasis has been placed on minimal standby power relative to reliability. However, practices where power reductions would result at the expense of reliability have not been used.

<sup>\*</sup>R.H. Baker, "Maximum Efficiency Transistor Switching Circuits," Technical Report 110, Lincoln Laboratory, M.I.T. (22 March 1956), DDC 96497.

Circuit: Flip-Flop, Low-Frequency Counter-Storage

#3481

Operational Capabilities:

Frequency range 0 to  $\geqslant 10 \, \mathrm{kHz}$ 

Temperature range ≥±50°C

Supply voltage variation ≥±30 percent

Input Requirements:

Trigger rise time  $$<2\,\mu sec$$  Pulse amplitude Curve A Pulsewidth Curve A Set/reset Curve B

Pulse amplitude with frequency Curve C

Output Characteristics:


Rise time 20 nsec Fall time 30 nsec Propagation delay 1.5  $\mu$ sec

Levels  $\approx 0$  and +6 volts


Other Characteristics:

Power consumption Standby =  $60 \mu W$ 

 $10 \, \mathrm{kHz} = 100 \, \mu \mathrm{W}$ 



CIRCUIT DIAGRAM 6 (Flip-Flop, Low-Frequency Counter-Storage)
MODULE #3481



HORIZONTAL: 50 µsec/cm VERTICAL: 5 V/cm WAVEFORMS AT 10 kHz

3

Circuit: Flip-Flop, Medium-Frequency Counter-Storage

#3801

Operational Capabilities:

Frequency range 0 to ≥100 kHz

Temperature range ≥±50°C

Supply voltage variation ≥±30 percent

Input Requirements:

Trigger rise time  $$<1 \mu sec$$ Pulse amplitude Curve A

Pulsewidth Curve A

Set/reset #3481 curve B

Pulse amplitude with frequency Curve B

Output Characteristics:


Rise time 20 nsec
Fall time 50 nsec

Propagation delay 0.1 µsec

Levels  $\approx 0$  and +6 volts


Other Characteristics:

Power consumption Curve C



CIRCUIT DIAGRAM 7 (Flip-Flop, Medium-Frequency Counter-Storage)

MODULE #3801



VERTICAL: 5 V/cm WAVEFORMS AT 100 kHz Circuit: Flip-Flop, High-Frequency Counter-Storage

#3811

Operational Capabilities:

Frequency range 0 to  $\geqslant 1 \, \text{MHz}$ 

Temperature range ≥±50°C

Supply voltage variation ≥±30 percent

Input Requirements:

Trigger rise time ≤0.1 µsec

Pulse amplitude Curve A

Pulsewidth Curve A

Set/reset Curve B

Output Characteristics:

Rise time <5 nsec


Fall time ≤5 nsec

Propagation delay <10 nsec

Levels  $\approx 0$  and +6 volts


Other Characteristics:

Power consumption Curve C



CIRCUIT DIAGRAM 8 (Flip-Flop, High-Frequency Counter-Storage)

MODULE #3811



VERTICAL: 5 V/cm WAVEFORMS AT 1 MHz Circuit: Flip-Flop, Very High-Frequency Counter-Storage

#3751

Operational Capabilities:

Frequency range 0 to ≥30 MHz

Temperature range ≥±50°C

Supply voltage variation ≥±25 percent

Input Requirements:

Trigger rise time <50 nsec

Pulse amplitude 6 volts  $\pm$  1 volt

Pulsewidth <50 nsec

Pulse amplitude with frequency Curve A

Output Characteristics:

Rise time <5 nsec


Fall time  $\leq 5 \, \mathrm{nsec}$ 

Propagation delay <10 nsec

Levels  $\approx 0$  and +6 volts

Other Characteristics:


Power consumption Curve B





CIRCUIT DIAGRAM 9 (Flip-Flop, Very High-Frequency Counter-Storage)

MODULE #3751









HORIZONTAL: 50 nsec/cm VERTICAL: 5 V/cm WAVEFORMS AT 10 MHz

Circuit: Flip-Flop, Low-Frequency Parallel Counter

#2831

Operational Capabilities:

Frequency range 0 to  $\geq 10 \, \mathrm{kHz}$ 

Temperature range ≥±50°C

Supply voltage variation ≥±20 percent

Input Requirements:

Trigger fall time  $\leq 2 \,\mu sec$ 

Pulse amplitude Curve A

Pulsewidth Curve A

Set/reset #3481 curve B

Pulse amplitude with frequency Curve B

Output Characteristics:

Rise time 30 nsec


Fall time 30 nsec

Propagation delay 40 nsec

Levels  $\approx 0$  and +6 volts

Other Characteristics:

Power consumption  $\approx 200 \,\mu\text{W}$  through  $10 \,\text{kHz}$ 



TRANSISTORS:


PNP: 239P2 NPN: 216N2


DIODES:

GE 1N4442 U.O.M. CAPACITORS IN pf U.O.M.


CIRCUIT DIAGRAM 10 (Flip-Flop, Low-Frequency Parallel Counter)

MODULE #2831





PARALLEL COUNTER APPLICATION



HORIZONTAL: 0.1 msec/cm VERTICAL: 5 V/cm WAVEFORMS AT 10 kHz

Circuit: Flip-Flop and Gate, High-Frequency Parallel Counter

#5871

Operational Capabilities:

Frequency range 0 to ≥20 MHz

Temperature range ≥±50°C

Supply voltage variation ≥±20 percent

Input Requirements:

Trigger rise time ≤50 nsec

Pulse amplitude 6 volts  $\pm$  1 volt

Pulsewidth <50 nsec

Output Characteristics:

Rise time ≤5 nsec

Fall time \$5 nsec

Propagation delay <10 nsec


Total 5-stage propagation delay <10 nsec

Levels  $\approx 0$  and +6 volts

Other Characteristics:


Power consumption +6 volts (see curve A)


-6 volts = -0.5 mW




CIRCUIT DIAGRAM 11 (Flip-Flop and Gate, High-Frequency Parallel Counter)

MODULE #5871





FIVE-STAGE, HIGH-SPEED, PARALLEL COUNTER TEST APPLICATION



HORIZONTAL: 0.5 µsec/cm VERTICAL: 10 V/cm WAVEFORMS AT ≈10 MHz

Circuit: Flip-Flop, Low-Frequency Shift Register

#3791

Operational Capabilities:

Frequency range 0 to  $\geq 10\,\mathrm{kHz}$ 

Temperature range ≥±50°C

Supply voltage variation ≥±20 percent

Input Requirements:

Trigger rise time ≤10 µsec

Pulse amplitude Curve A
Pulsewidth Curve A

Set/reset #3481 curve B

Pulse amplitude with frequency Curve B

Output Characteristics:

Rise time 20 nsec

Fall time 30 nsec


Propagation delay 0.5 µsec

Levels  $\approx 0$  and +6 volts


Other Characteristics:


Power consumption Standby =  $60 \mu W$ 


 $10 \,\mathrm{kHz} = 100 \,\mathrm{\mu W}$ 



CIRCUIT DIAGRAM 12 (Flip-Flop, Low-Frequency Shift Register)
MODULE #3791







HORIZONTAL: 0.1 msec/cm VERTICAL: 5 V/cm WAVEFORMS AT 10 kHz

Circuit: Flip-Flop, Medium-Frequency Shift Register

# 3571-1

Operational Capabilities:

Frequency range 0 to ≥100 kHz

Temperature range ≥±50°C

Supply voltage variation ≥±20 percent

Input Requirements:

Trigger rise time  $\leq 0.2 \,\mu \text{sec}$ Pulse amplitude Curve A

Pulsewidth Curve A

Set/reset #3481 curve B

Pulse amplitude with frequency Curve B

Output Characteristics:


Rise time 25 nsec
Fall time 30 nsec

Propagation delay 40 nsec

Levels  $\approx 0$  and +6 volts


Other Characteristics:


Power consumption Curve C




CIRCUIT DIAGRAM 13 (Flip-Flop, Medium-Frequency Shift Register)

MODULE #3571-1







VERTICAL: 5 V/cm WAVEFORMS AT 100 kHz Circuit: Flip-Flop, High-Frequency Shift Register

# 3571-2

Operational Capabilities:

Frequency range 0 to ≥500 kHz

Temperature range ≥±50°C

Supply voltage variation ≥±20 percent

Input Requirements:

Trigger rise time ≤0.2 µsec

Pulse amplitude Curve A

Pulsewidth Curve A

Set/reset #3481 curve B

Pulse amplitude with frequency Curve B

Output Characteristics:

Rise time 20 nsec


Fall time 25 nsec

Propagation delay 30 nsec

Levels  $\approx 0$  and +6 volts


Other Characteristics:


Power consumption Curve C




CIRCUIT DIAGRAM 14 (Flip-Flop, High-Frequency Shift Register)

MODULE #3571-2





SHIFT REGISTER TEST APPLICATION



HORIZONTAL: 2 µsec/cm VERTICAL: 5 V/cm

Circuit: Flip-Flop, Low-Frequency Counter/Shift Register #3491

(Counter Section)

Operational Capabilities:

0 to ≥10 kHz Frequency range

Temperature range ≥±50°C

Supply voltage variation ≥±20 percent

Input Requirements:

Trigger'rise time ≤2µsec Pulse amplitude Curve A

Pulsewidth Curve A

Set/reset #3481 curve B

Pulse amplitude with frequency Curve B

Output Characteristics:

Rise time 20 nsec

30 nsec Fall time

Propagation delay 1.5 µsec

 $\approx 0$  and +6 volts Levels

Other Characteristics:

Standby =  $60 \mu W$ Power consumption

 $10 \, \mathrm{kHz} = 100 \, \mu \mathrm{W}$ 

Circuit: Flip-Flop, Low-Frequency Counter/Shift Register (Shift Register Section)

# 3491

Operational Capabilities:

Frequency range 0 to ≥10 kHz

Temperature range  $\Rightarrow \pm 50$ °C

Supply voltage variation ≥±20 percent

Input Requirements:

Trigger rise time  $$<5\,\mu sec$$ Pulse amplitude Curve C
Pulsewidth Curve C

Set/reset #3481 curve B

Pulse amplitude with frequency Curve D

Output Characteristics:


Rise time  $20\,\mathrm{nsec}$  Fall time  $30\,\mathrm{nsec}$  Propagation delay  $0.5\,\mu\mathrm{sec}$ 

Levels  $\approx 0$  and +6 volts

Other Characteristics:


Power consumption Standby =  $60 \mu W$ 


 $10\,\mathrm{kHz} = 100\,\mathrm{\mu W}$ 




CIRCUIT DIAGRAM 15 (Flip-Flop, Low-Frequency Counter/Shift Register)

MODULE #3491





COUNTER/SHIFT REGISTER TEST APPLICATION



Circuit: Flip-Flop, Low-Frequency Set/Reset

# 3621

Operational Capabilities:

Frequency range 0 to ≥10 kHz

Temperature range ≥±50°C

Supply voltage variation ≥±50 percent

Input Requirements:

Trigger rise time ≤1 µsec

Pulse amplitude Curve A

Pulsewidth Curve A

Output Characteristics:

Rise time 20 nsec

Fall time 30 nsec

Propagation delay 3 µsec


Levels  $\approx 0$  and +6 volts

Other Characteristics:

Power consumption Standby =  $60 \mu W$ 


 $1 \text{ kHz} = 72 \mu \text{W}$ 


 $10 \, \mathrm{kHz} = 240 \, \mu \mathrm{W}$ 



CIRCUIT DIAGRAM 16 (Flip-Flop, Low-Frequency Set/Reset)

MODULE #3621





HORIZONTAL: 0.5 msec/cm VERTICAL: 5 V/cm WAVEFORMS AT 1 kHz

Circuit: Flip-Flop, High-Frequency Set/Reset

#5861

Operational Capabilities:

Frequency range 0 to  $\geq 1 \text{ MHz}$ 

Temperature range ≥±50°C

Supply voltage variation ≥± 30 percent

Input Requirements:

Trigger rise time ≤0.1 µsec

Pulse amplitude 6 volts  $\pm$  1 volt

Pulsewidth  $\geqslant 0.1 \, \mu \text{sec}$ 

Pulse amplitude with frequency Curve A

Output Characteristics:


Rise time  $\leqslant$ 5 nsec Fall time  $\leqslant$ 5 nsec

Propagation delay 10 nsec

Levels  $\approx 0$  and +6 volts

Other Characteristics:


Power consumption Curve B





CIRCUIT DIAGRAM 17 (Flip-Flop, High-Frequency Set/Reset)

MODULE #5861

#5861







HORIZONTAL: 0.5 µsec/cm VERTICAL: 5 V/cm WAVEFORMS AT 1 MHz

## IV. DEVELOPMENT OF HIGH-SPEED, MINIMAL-POWER FLIP-FLOPS

Current and future digital system designs for space applications require an increasing amount of high-speed, minimal-power flip-flop circuit configurations to perform on-board real-time signal processing tasks. Many operational requirements are placed on such circuits, including:

- (a) Long-term stability and reliability,
- (b) Spurious noise immunity,
- (c) Insensitivity to voltage transients and variations,
- (d) Wide operational temperature range,
- (e) High-speed capability,
- (f) Minimal power consumption,
- (g) Low-temperature positive start-up,
- (h) Minimum use of supply voltages.

Of the above requirements, high speed and minimal power present the greatest design challenge.

The developments contained herein are the result of an objective to investigate various flip-flop configuration and gating techniques to determine which approach best satisfies the list of requirements. A secondary objective was to determine which configuration-gating technique could be used to make the combination most adaptable to performing the various digital system functions required of a flip-flop circuit and still remain within the bounds of the previously listed requirements.

Considerable experimentation using various configuration-gating techniques has been carried out to evaluate speed-power efficiency, as well as the other requirements. From the results of these experiments, a set of design procedures can be set forth which take the form of an "efficiency format." These procedures are meant to bring to light the areas where design adjustments can be instrumental in arriving at the operational requirement levels of speed, power, etc. Following a listing of these procedures, each will be discussed in more detail.

Results of these efforts have produced the circuit configurations shown in Sec. III as module numbers 3811, 3751 and 5861.

- A. Design Guides for Developing High-Speed, Minimal-Power Flip-Flop Circuits
  - (1) Choose as a basic flip-flop configuration, one with low standby power and high switching efficiency.
  - (2) Utilize low-capacitance, ultra-fast switching transistors whose parameters are based upon minimums of collector current.
  - (3) Reduce cross-coupling capacitor values to operational minimums, maintaining reliability throughout the applicable temperature range.
  - (4) Use an input circuit which employs series limiting, capacitive trigger coupling and rectification of the unnecessary input signal excursion.
  - (5) Choose a gate configuration which performs steering and triggering functions based upon minimum switching excursions and does not employ physical capacitors.
  - (6) Install low-capacitance, fast-recovery type clamp diodes, where necessary, for the prevention of charging or discharging shunt capacities or physical capacitors through larger-than-necessary voltage excursions.
  - (7) A primary design objective should be the reduction of total circuit capacitance to an absolute minimum.
  - (8) Decoupling networks should be installed on voltage supply busses.
- B. Circuit Development Incorporating the "Efficiency Format" Basic Configuration

The flip-flop configuration most generally suitable for high-speed, minimal-power applications using discrete components is the complementary current demand type\* shown in Fig. 4. It is used in this application because of such advantages as:

- (1) Low, adjustable standby power,
- (2) Saturated transistors provide fixed voltage level outputs,
- (3) Output current limited only by collector current available,

<sup>\*</sup>R.H. Baker, "Maximum Efficiency Transistor Switching Circuits," Technical Report 110, Lincoln Laboratory, M.I.T. (22 March 1956), DDC 96497.




Fig. 4. Basic complementary flip-flop circuit.

- (4) Output rise and fall times are inherently fast,
- (5) Relatively insensitive to supply transients and variations,
- (6) Long term reliability and stability,
- (7) Component tolerances are not critical,
- (8) Adaptable to many triggering variations,
- (9) Requires only one supply voltage.

The standby power level of a flip-flop configuration such as that of Fig. 4 can be adjusted to be very low.  ${\rm Ib}_1$  and  ${\rm Ib}_2$  are essentially the only currents flowing for a given standby condition. Therefore, standby power is only being dissipated in two base resistors, in this case  ${\rm Rb}_1$  and  ${\rm Rb}_2$ . The base resistors therefore directly determine the standby power level which will approximate

$$P_{STBY} \approx 2Ib^2Rb$$

To uphold transistor parameters that are dependent upon collector current, which is determined by the base resistors, enough collector current must be provided to insure good transistor operation for any given application. This then is the factor limiting how much the standby power can be reduced.

The requirement that standby power be low is justified for a flip-flop circuit that is functioning as a binary storage element. It is also justified for flip-flops used in other configurations, such as counter-storage elements. For storage purposes, the flip-flop will be running at a very low power level. However, when the triggering speed of the counter reaches 10 kHz and above, standby power begins to be a less significant contributor to total power consumption, and transition power begins to increase. Transition power will be discussed in Sec. F below. When a flip-flop is used for continuous high-speed counting, such as in a frequency divider application, standby power can be increased thereby increasing collector current which will allow higher speed capabilities to be reached.

## C. Transistor Requirements

The transistors making up the basic flip-flop in Fig. 4 should be of the low-capacitance, low-current, ultra-fast switching type which inherently produces




Fig. 5. Input circuit for trigger gate.

fast turn-on, turn-off characteristics and has very short storage time. With transistors such as this in the circuit, the switching current requirements are reduced and transition time is shortened. All this results in lower transition power and a higher speed capability.


These requirements also apply to any transistors used in gating circuitry. Besides quick-acting gating functions being assured, input drive requirements can be lowered resulting in an input power reduction.

## D. Cross Coupling

Cross coupling is established by means of the capacitors shunting the base resistors shown in Fig. 4. With the application of a trigger signal, the flip-flop begins to reverse state. Current pulses formed by these capacitors, from the high-speed voltage excursions of saturating transistors, help to speed the transition from one bistable state to the other by turning transistors on and/or off as required. The switching sensitivity of the four basic configuration transistors largely determines the size requirement of the speed-up capacitors, which should be left as small as possible. Large speed-up capacitors result in increased time constants that inhibit high-speed operation, and in longer transition times that cause transition power consumption to increase. Small speed-up capacitors also serve to reduce the circuits' sensitivity to spurious noise, thus promoting greater stability.

#### E. Input Circuit

Figure 5 shows a complete flip-flop circuit configuration including a counting gate.  $R_{\rm in}$ ,  $C_{\rm in}$  and d comprise the input circuit to this gate.  $R_{\rm in}$  serves the purpose of adjusting the input sensitivity of the circuit to spurious noise and/or trigger signal level. A dual function is to limit the input current passed by  $C_{\rm in}$ , thereby reducing the drive power requirement. Capacitive coupling of the triggering signal prevents direct current from being drawn from triggering circuitry and allows the gate to be driven at higher speeds.  $C_{\rm in}$  should be no larger than necessary to accomplish stable triggering. As a result of the input capacitor, positive and negative voltage excursions are formed from






Fig. 6(a-b). Relative transition time vs power.

the trigger pulse. To promote greater speed and to conserve power, the unused excursion should be eliminated by rectification. The charge-discharge potential of  $C_{\tt in}$  is thus lessened.

## F. Gating Circuitry

The manner in which various gating functions are performed is of great importance in high-speed, minimal-power applications. Operational characteristics that are largely a result of the gating technique used are:

- (1) Speed capability,
- (2) Transition time,
- (3) Transition power.

The speed capability is largely dependent upon the reaction time of the steering portion of the gate circuit and the time delay between the input trigger signal and the output transition. Avoiding the use of nodal voltages derived from resistive current flow, for steering purposes, greatly decreases the reaction time of the steering mechanism. To reduce propagation delay, direct vs capacitive coupling should be used. In this way, capacitor charge-discharge times are eliminated. Another advantage derived from eliminating gate-coupling capacitors is that charge requirements which would otherwise be present are reduced and less switching current is required.

Transition time is the time required to switch from one bistable state to the other, and is a resultant of the gating technique combined with cross-coupling capacitor action. During this time, all transistors of the flip-flop are in the process of being switched on and/or off, resulting in current being dissipated throughout the circuit. Any means whereby this "dissipation" time can be shortened should certainly be introduced. As an example, in Fig. 5 diodes d<sub>2</sub> and d<sub>3</sub> provide a current pulse, derived from the input, that serves to precharge the total base circuit capacitance of the off NPN that is about to be turned on, thereby promoting a faster transition. Figure 6(a-b) depicts extreme cases of transition time vs power consumption. Short transition times help to conserve power and to increase the potential frequency capability of the flip-flop.




Fig. 7. Relative transition power vs standby power.

When the rate at which a flip-flop is to be switched is increased, an increase in power consumption can be expected. This is inevitable due to the fact that a dissipation factor is required to effect each transition that is to occur. This dissipation factor can be called switching, or transition, power and is a result of all of the individual dissipations that take place during a transition. For the most part, these individual dissipations are due to circuit capacitance charge requirements, transistor saturation requirements, diode IR drops, and transistor conduction during transition time. Transition power begins to become significant when the triggering speed surpasses 10 kHz and increases linearly with frequency throughout the useful range of the flip-flop. In Fig. 7, examples of transition power lines are shown relative to standby power.

It is apparent that reduced power levels at high frequencies can only be attained by reducing the slope of the transition power line, which, in effect, means eliminating dissipation factors that occur in the process of switching.

## G. Clamp Diodes

Excessive voltage excursions should be eliminated wherever possible so that capacitor charge-discharge requirements and relatively long time constants are eliminated or reduced. This provision reduces transition time and power, and increases the frequency capability of the flip-flop. Diodes of low capacitance and fast recovery are recommended in order not to increase significantly total circuit capacitance and to reduce secondary time constants.

#### H. Circuit Capacitance

Much emphasis has been placed upon eliminating and/or reducing capacitors and total circuit capacitance when and where it is operationally possible. This emphasis is justified by the fact that charge requirements of capacitors, and circuit capacitance in general, account for a major portion of the transition power that a circuit dissipates. For speed purposes and switching current requirements due to transistor turn-on, turn-off and storage characteristics, "speed-up" capacitors are necessary and amount to approximately 70 percent of the total circuit capacitance. The remainder of the total circuit capacitance

includes the input capacitor, the internal capacitance of transistors, component shunt capacities, and stray capacitance due to lead length and wiring. It is theoretically impossible to reduce total circuit capacitance to zero. However, good design procedures and proper selection of circuit transistors and components will result in reducing the total circuit capacitance to a minimum.

# I. Supply Voltage Decoupling

The application for which circuits of this type are designed requires that they be stable and reliable and yet maintain a degree of sensitivity in order to perform as required. Triggering sensitivity must be maintained, but at the same time the circuit stability must be upheld by protecting the circuit from external factors that could cause false triggering. In this regard, individual decoupling networks on circuit supply voltages serve a dual purpose. Voltage supply busses in digital systems, where these circuits are used, are generally prone to transients which are caused by nature of the random current demands made on the supply voltages by the many switching circuits and changing load conditions. The isolation provided by a decoupling network helps to protect the circuit from these system buss transients. Conversely, any transients that would otherwise be developed by the circuit itself are suppressed, thus maintaining a level of "cleanliness" at the supply busses.

#### J. Summary

In most digital systems, flip-flop circuits make up a large portion of the total circuit complement and can potentially use a large portion of available power. Attaining goals whereby minimal-power flip-flops result can greatly increase the performance capacity of a given system. Foremost in importance in circuits for space applications is that the standby power requirement be minimal. When this requirement is fulfilled, additional "system design room" results. Secondly, speed-power factors must be maintained at a minimum to afford flexibility.

The development of an integrated circuit based on the circuit of Fig. 5 is hoped for. This would result in a flip-flop having the advantages of low standby power, low speed-power factor, high-speed capability and small-size package.

#### V. CONCLUSION

Work resulting in the information contained in this report has been performed as an aid to the systems designer as well as to others seeking knowledge concerning circuit operation and use.

Incorporating circuit elements whose capabilities and requirements are well-defined normally results in system designs which are potentially more trouble free, thus serving to make operational and environmental system checkout less demanding.

It is hoped that the guide lines presented in Sec. IV will be useful in the transformation from discrete component circuitry to integrated circuits that are specifically manufactured for space systems applications.

#### ACKNOWLEDGMENT

The author wishes to express his gratitude to F.W. Sarles and L.J. Travis of Group 63 for their assistance through informative discussions and helpful considerations.

#### DISTRIBUTION

# Division 6

W.E. Morrow, Jr.

P. Rosen

# Group 63

M. Ash

G. H. Ashley

R.S. Berg

W. L. Black

D.R. Bold

A.A. Braga-Illa

C. Burrowes

D. E. Chace (15)

R.W. Chick

N.B. Childs

B. J. Clifton

J.B. Connolly

M.C. Crocker

F.W. Floyd

A.I. Grayzel

L. J. Hoffman

B. Howland

E.E. Landsman

C. L. Mack

D.C. MacLellan

J. Max

J.D. McCarron

R.E. McMahon

L.D. Michelove

B. J. Moriarty

D. M. Nathanson

D. Parker

J. L. Ryan

F.W. Sarles

V.J. Sferrino

I.I. Shapiro

H. Sherman

W.B. Smith

D. M. Snider

A.G. Stanley

D.D. Tang

L. J. Travis

N.R. Trudeau

E.A. Vrablik

P. Waldron

W.W. Ward

R. F. Williams

Group 63 Files (10)

# Security Classification

DOCUMENT CONTROL	DATA - R&D					
(Security classification of title, body of abstract and indexing annotat						
1. ORIGINATING ACTIVITY (Corporate author)	2a. REPORT SECURITY CLASSIFICATION					
Lincoln Laboratory, M.I.T.	Unclassified					
	26. group None					
3. REPORT TITLE						
Operational Low-Power, Low- to High-Frequency Digital Refinements, Characteristics and Developments	Circuit Elements:					
4. DESCRIPTIVE NOTES (Type of report and inclusive dates) Technical Note						
5. AUTHOR(S) (Last name, first name, initial)						
Chace, Donald E.						
Charles J.						
6. REPORT DATE 24 January 1967	7a. TOTAL NO. OF PAGES 7b. NO. OF REFS 1					
8a. CONTRACT OR GRANT NO.	9a. ORIGINATOR'S REPORT NUMBER(S)					
AF 19 (628)-5167	Tlini1 Nov. 10(7, 10					
b. Project no. 6491.	Technical Note 1967-10					
047L c.	<ol> <li>OTHER REPORT NO(5) (Any other numbers that may be assigned this report)</li> </ol>					
	ESD-TR-67-45					
d.  10. AVAILABILITY/LIMITATION NOTICES	ESD-1 R-07-43					
11. SUPPLEMENTARY NOTES	12. SPONSORING MILITARY ACTIVITY					
None	Air Force Systems Command, USAF					
13. ABSTRACT						
This report contains various configurations of operat have been refined and/or developed to carry out many fundamental through they are primarily intended for use in space-orious linear Experimental Satellite (LES) program the configuration.	ctional requirements of digital system designs. ented digital system applications, e.g., the					
Lincoln Experimental Satellite (LES) program, the configurations need not be limited to this purpose.  Characteristic operational data are included in all cases to point out various circuit requirements,						
A myriad of flip-flop configurations is provided to promote efficient systems design in regards to						
power consumption, noise immunity and cost.  Section IV covers some design considerations relating to high-speed, low-power flip-flop development.						
14. KEY WORDS						
digital circuits low-p	ower consumption					
LES noise	se immunity					
high-speed flip-flops						

		,	
		ě	
		3	

Printed by
United States Air Force
L. G. Hanscom Field
Bedford, Massachusetts

